Design and implementation of a neural network in an FPGA for pattern recovery
DOI:
https://doi.org/10.21754/tecnia.v17i2.367Keywords:
neural network, FPGA, pattern retrievalAbstract
This research work shows the design and implementation in hardware based on highly complex programmable logic devices such as FPGAs, of a Hopfield artificial neural network for the recovery of stored patterns from fuzzy patterns. They were designed in artificial neural networks (basic and advanced), using FDA electronic design tools and hardware description language.
Downloads
References
[1] Zurada, J. M., "Introduction to Artificial Neural Systems", PWS Publishing Company, pp. 325-354, USA, 1992.
[2] Personnaz, L., Guyon, I., Dreyfus, G., "Collective computational properties of neural neworks: New learning mechanisms", Physical Review A, 34, 5 pp. 4217-4228, USA, 1986.
[3] Martín del Brío, B., Sanz Molina, A., "RedesNeuronales y Sistemas Difusos" 2da Edición,Alfaomega Grupo Editor, pp. 123-142, México, 2002.
[4] Altera Corporation, "Altera UP1 University Program Design Laboratory Package User Guide", USA, 1997.
[5] Altera Corporation, "Altera Max+Plus II Getting Started Manual", USA, 1997.
[6] Texas Instruments, Inc. "BQ4016/BQ4016Y 1024Kx8 Nonvolatile SRAM Data Sheet", USA, 1999.
[7] Altera Corporation, DE2 Development and Educational Board, USA, 2007: http://university.altera.com/materials/boards/unv-de2-board.html.
[8] Altera Corporation, DE2 Development and Education Board User Manual, ver 1.4, USA, 2006: http://university.altera.com/materials/boards/D E2 UserManial.pdf
[9] Altera Corporation, "Quartus II software for education, USA, 2007:
http://university.altera.com/materials/software/unv-quartus 2.html
[10] Altera Corporation, "Introduction to the Quartus II Software Manual", USA, 2006.
[11] Hertz, J., Krogh, A., Palmer, R.. "Introduction to the Theory of Neural Computation" Addison-Wesley, pp. 11-70, USA, 1991.
[12] McEliece, R., Posner, E., Rodemich, E., Venkatesh, S., "The Capacity of the Hopfield Associative Memory" IEEE Trans. Information Theory IT-33(4) pp. 461-482, USA, 1987.
[13] Morales, A., Briceño, C., "Diseño e implementación de una red neuronal en un FPGA para recuperación de patrones" Informe Final, Instituto de Investigación FIEE-UNI, Lima - Perú, 2008.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2007 TECNIA
This work is licensed under a Creative Commons Attribution 4.0 International License.